		1	JUH 1 3 MM	প্র			•	age I of 5		
1	PTO 14 2-32)	U.S. Department Patent and Trade	nt Compression		Atty. Docket No. IMPJ-0003D1		10/66	Serial No.: 10/661,037		
	Inf	ormation Disclosur	e Statement by A	Applicant: John D.		Hyde et al.				
(Use several sheets if necessary))	Filed: September 12, 2003 Group: 2822					
				U.S. Patent Docume	nte					
Init.		Document No.	Date	Name Name	1113	Class	Subclass	Filin	g Date	
027	ZA A	2003/0206437	11/6/2003	Diorio et al.	_	365	11851	221	·	
7	В	2004/0004861	1/5/2004	Srinivas et al.		365	1850			
	C	2004/0021166	2/5/2004	Hyde et al.		257	314	1		
	D	2004/0037127	2/26/2004	Lindhorst et al.		365	- 200			
-	E	2004/0052113	3/18/2004	Diorio et al.		365	185.	· + + - + - + - + - + - + - + - + - + - 		
1	F	5,627,392	5/6/1997	Diorio et al.		300	3/	"	1	
	G	5,633,518	5/27/1997	Broze		257	314		1	
-+	H	<i>\$</i> ,666,118	9/9/1997	Gersbach		341	120		1	
1	I	-5,666,307	9/9/1997	Chang		365	185.	63	1	
1	J	5,687,118	11/11/1997	Chang	-	2/05	195.1	19		
	K	5,691,939	11/25/1997	Chang et al.		3/2	185	<u>18</u>		
	L	5,706,227	1/6/1998	Chang et al.		3/25	185	78	$\overline{}$	
1	M	5,736,764	4/7/1998	Chang	•	250	318			
7	N	5,841,165	11/24/1998	Chang et al.		257	318			
	9	5,875,126	2/23/1999	Minch et al.		365	185,0	0/		
A_L_				Foreign Document						
				Poreign Document	<u> </u>			Tr	anslation	
Init.		Document No.	Date	Country		Class	Subclass	Yes	No	
Ist.	P	0 776 049	5/28/1997	EP				Х		
FI	Z Q	0 778 623	07/18/2001	EP				Х		
7									_	
	λ	Other D	ocuments (Inclu	ding Author, Title, I	Date, Pert	inent Page	es, etc.)			
TIM	R			le Single-Poly Cell for ch Symposium, Dece			le Memory",	Internation	al	
(S	Chang, et al., "No	n-Volatile Memo	ry Device with True C			, Electronics	Letters, Vo	1. 35,	
	-	No. 17, August 19			ROM-Wh	ich One Ha	s Better Relia	bilities". IF	EEE	
Annual International Reliability, 2001, pp. 67-72.										
	U Declercq, et al., "Design and Optimization of High-Voltage CMOS Devices Compatible with a Standard 5 V CMOS Technology", IEEE Custom Integrated Circuits Conference, 1993, pp. 24.6.1-24.6.4									
V Diorio, et al., "Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip"; IEEE, Vol 90, No. 3;										
March 2002; pp 345-357. W Diorio, et al., "A Floating-Gate MOS Learning Array with Locally Computed Weight Updates" IEEE										
Transactions on Electron Devices, vol. 44, No. 12, December 1997, pp. 1-10.										
6-07-05										
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.										
not in comorniance and not considered. Include a copy of this form with the next communication to applicant.										

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce					1			Serial No.: 10/661,037			
Patent and Trademark Office											
	T	formation Disalogue	Statement by	Annlicant	Applicant: John D. Hyde et al.						
Information Disclosure Statement by Applicant					Filed: September 12, 2003 Group: 2822						
(Use several sheets if necessary)											
				U.S. Patent Docume	nts						
Init.		Document No.	Date	Name		Class	Subclass	Filin	g Date		
1/A	Х	5,898,613	4/27/1999	Diorio et al.		365	185,0	231_			
	Y	5,912,842	6/15/1999	Chang et al.		365	195,1	$\mathcal{P} \setminus \mathcal{P}$			
	Z	5,914,894	6/22/1999	Diorio et al.		365	1850	67			
	AA	5,966,329	10/12/1999	Hsu et al.		365	185.1	8			
	AB	ر5,986,927	11/16/1999	Minch et al.		3705	185,0	,7	<u> </u>		
	AC	5,990,512	11/23/1999	Diorio et al.		250	3/4				
	AD	-6,055,185	4/25/2000	Kalnitsky et al.		365	185.1	8	1		
	AE	6,081,451	6/27/2000	Kalnitsky et al.		365	1851	Ŕ	7		
	AF	, 6,125,053	9/26/2000	Diorio et al.		365	185.0	3	7		
	AG	6,137,723	10/24/2000	Bergemont et al.		365	185.10	_			
1.	AH	6,137,724	10/24/2000	Kalnitsky et al.		365	185.18				
H	AI	6,144,581	11/7/2000	Diorio et al.		365	185.0	3			
	AJ	6,166,954	12/26/2000	Chern		365	1251	UT			
h	AK	6;190,968	2/20/2001	Kalnitsky et al.		438	259	/			
1/2	AL	6,208,557	3/27/2001	Bergemont et al.		365	185	<u>/Ś</u>			
A 100113											
<u> </u>			.	Foreign Document	ts				ranslation		
Init.		Document No.	Date	Country		Class	Subclass	Yes	No		
			 		-				1		
	- - -		 								
		Other D	ocuments (Incl)	iding Author, Title,	Date, Per	tinent Page	es, etc.)				
ton	AM	Diorio, et al., "A I	ligh-Resolution	Non-Volatile Analog	Memory C	Cell", IEEE,	, 1995, pp. 223	33-2236.			
PO	\overrightarrow{AN}	Diorio, "A p-Chan	nel MOS Synaps	se Transistor with Sel	f-Converg	ent Memo	ory Writes", IE	EE Transa	ction On		
<u> </u>	Electron Devices, Vol. 47, No. 2, pp. 464-472, February 2000.										
	AO Hasler, et al., "An Autozeroing Amplifier Using PFET Hot-Electron Injection", IEEE, 1996.										
	AP Hasler, et al., "Single Transistor Learning Synapses", Cambridge, MA, The MIT Press, 1995, pp. 817-824.										
	AQ Hasler, et al., "Single Transistor Learning Synapse with Long Term Storage", IEEE, 1995, pp. 1660-1663.										
AR Hasler, et al., "An autozeroing Floating-Gate Amplifier", IEEE Transactions on Circuits and Systems, Analog and Digital Signal Processing, Vol. 48, No. 1, January 2001, pp. 74-82.											
Examiner Date Considered 6/24/83											
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if											
not in conformance and not considered. Include a copy of this form with the next communication to applicant.											

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office					Atty. Docket No. IMPJ-0003D1			Serial No.: 10/661,037			
						Applicant: John D. Hyde et al.					
Information Disclosure Statement by Applicant (Use several sheets if necessary)					Filed: September 12, 2003 Group: 2822						
		<u> </u>		U.S. Patent Docume	ents						
Init.		Document No.	Date	Name		Class	Subclas	s Fili	ng Date		
and	, AS	6,222,771	4/24/2001	Tang et al.		365	185.	221			
X 17	AT	6,452,835	9/17/2002	Diorio et al.		365	1850	27			
	AU	·6,479,863	11/12/2002	Caywood		250	32				
AH) AV	6,534,816	5/18/2003	Caywood		257	314				
								1			
	•										
		_									
									. \		
					_						
_				Foreign Document	ts						
									ranslation		
Init.	_	Document No.	Date	Country		Class	Subclass	Yes	No		
		<u> </u>									
	,	<u> </u>		<u> </u>							
		 		iding Author, Title, l							
M	PAW			nmed, 14-Bit, 250 Ms/ on VLSI Circuits, Ho				Standard 0	.25 um		
		, i									
		1001	0	λ		•					
Examiner Date Considered 6/24/8											
				not citation is in confo					citation if		
not in conformance and not considered. Include a copy of this form with the next communication to applicant.											